A chip designer who spends most of his or her time at the physical layout level (which requires drawing lots of multi-colored polygons). Also rectangle slinger.
Posted by Jargon File at May 15, 2003 10:34 AM